**UNIVERSIDAD TECNOLÓGICA DE QUERÉTARO**

**CESEQ**



**Diplomado en Software Embebido**

Integrator Project – PID Control of a DC Motor

File Name: Software Development Plan/SWRA\_20190817.docx

DOCUMENT: Software Development

Document No. #CESEQ\_SDP\_001

Scrum master:

Ramírez Altamirano Irvin (Mabe)

Developers:

Nepomuceno Herrera Juan Luis (Mabe)

Ramírez Altamirano Irvin (Mabe)

Tapia Guzmán Francisco Javier (UTEQ)

Date (YYYYMMDD): 20190817

Version: 1.0.0.

Project Version: 1.6.0.

# Log

Document Version

|  |  |  |  |
| --- | --- | --- | --- |
| Version | Date (yyyymmdd) | Description | Reviewer |
| 1.0.0. | 20190405 | First release | Pérez, Adbeel |
|  |  |  |  |

Project Document Version

|  |  |  |  |
| --- | --- | --- | --- |
| Version | Date (yyyymmdd) | Description | Reviewer |
| 1.1.0. | 20190823 | Progress | Juan, Francisco, Irvin |
| 1.2.0. | 20190824 | Defined deliverables, estimates, planning | Juan, Francisco, Irvin |
| 1.3.0. | 20190830 | Design plan | Juan, Francisco, Irvin |
| 1.4.0. | 20190831 | Defined testing and releases | Juan, Francisco, Irvin |
| 1.5.0. | 20191004 | Complete review | Juan, Francisco, Irvin |
| 1.6.0. | 20191030 | Corrections | Juan, Francisco, Irvin |

# Index

Table of Contents

[1. Log 2](#_Toc8215461)

[2. Index 3](#_Toc8215462)

[3. Project Scope 4](#_Toc8215463)

[4. Deliverables 4](#_Toc8215464)

[5. Development methodology 4](#_Toc8215465)

[6. Estimates 4](#_Toc8215466)

[7. Planning 5](#_Toc8215467)

[8. Solving Problem Strategy 6](#_Toc8215468)

[9. Design 6](#_Toc8215469)

[9.1. Standards 6](#_Toc8215470)

[9.2. Naming conventions 6](#_Toc8215471)

[10. Testing 7](#_Toc8215472)

[10.1. Verification strategy (black box test) 7](#_Toc8215473)

[10.2. White box strategy 7](#_Toc8215474)

[10.3. Cyclomatic Complexity Redundance index 7](#_Toc8215475)

[11. Release 8](#_Toc8215476)

[11.1. Software Development Folder 8](#_Toc8215477)

[11.2. Integration Tests Strategy 8](#_Toc8215478)

[11.3. Validation Testing / Functional Testing 8](#_Toc8215479)

[11.4. Throughput and Flash and RAM measurement 9](#_Toc8215480)

[12. Results 9](#_Toc8215481)

[13. Lessons Learned 9](#_Toc8215482)

# Project Scope

For the project the main objective is to control the speed of a direct current motor through the application of a square signal that will variate in his pulse width and the work frequency must be constant.

The work frequency must be in a range of 100 Hz to 1KHz. Once selected the work frequency, it must be established, with variants only in the “duty cycle”.

When using a Hall effect sensor coupled to the motor rotor, the motor speed must be measured, which will provide a series of pulses each time a complete turn is completed. Therefore, the higher the motor speed, the greater the number of pulses read and the lower the speed, the lower the number of pulses.

The power voltage of the power card must be 12 Volts.

The motor must follow the reference value, which will be given by an input of the control card.

The LCD or graphical interface must show the speed of the engine and SetPoint (both in RPM’s); as well as the percentage of work of the square signal.

*Documentation\ 1) Requirements\* *3. SWRA\_20190831.xlsx*

Functional requirements:

* ***Inputs:***
  + The output of the sensor should be a pulse train of a square signal with variable frequency and with a maximum voltage of 13.6 V. To measure the speed, it should consider the number of registered pulses, in the hall sensor, that happen in a period of 100 ms, average it with the one of the next 100 ms and, the result, will be the speed showed in the display.
  + The adjustment of the set point shall be done through a potentiometer.
* ***Outputs:***
  + The frequency of the PWM signal shall be 1kHz.
  + The power circuit must be powered all the time at 12 volts
  + The circuit must provide a standardized 3.3V output from the hall effect sensor.
  + The supply voltage of the fan motor must be 12 Vdc.
  + The motor operating time must be determined based on the operating time of the BOUT1 output, between On / Off, at a constant period Δt.
  + When the ignition time is varied On, the motor speed must be varied. The change in the On time can range from 0%, 25% ... to 100%, depending on the set-point setting.
  + The percentage of operation must be indicated on the display screen
* ***Display appearance:*** 
  + It shall have a suitable contrast and brightness.
  + It shall be readable.
* ***Control:***
* Proportional - Integrative - Derivative should solve all the tasks of the system related to the speed control of a DC motor.
* ***Operative Systems:***
* The structure of the operative system shall be handled by Threads.

No functional requirements

* ***Display appearance***
  + Adequate contrast.
  + Good lighting.
  + Use of clear and legible typography.
  + Adequate refresh rate to avoid seeing “glitches” or transitions screens.
* **Flowcharts**
  + The project must include the flowcharts of the control algorithm and the functions used.

# Deliverables

* Folder of the project in C language (including c, h and hex files).
* Documents (Software Requirement Document, Estimates file, Planning file, Design file, verification file, Functional testing file, Gantt Diagram, FMEA).
* Hardware if apply (schematic files, general draft).

**Traceability of deliverables:**

The traceability of deliverables is going to be implemented through the GitHub platform. The tickets will be designed every sprint planning and released to GitHub using the ZenHub plugin.

With this tool we can know what changes were made in the code and who made these changes.

# Development methodology

SCRUM Methodology

* Scrum board: ZenHub.
* Length of the sprint: 1 week.
* Schedule of the Meetings: Friday (2:00 pm – 2:15 pm).
* Positions: Product Owner (Luis Urióstegui), Scrum master (Ramírez Altamirano Irvin), Quality assurance (Nepomuceno Herrera Juan Luis), Developers (Nepomuceno Herrera Juan Luis, Ramírez Altamirano Irvin and Tapia Guzmán Francisco Javier).
* Planning board: ZenHub (go to GitHub for more details).

In this project the following epics are considered:

**Epics:**

* ADC, PWM and interruption modules.
* Display module.
* PID module.
* System integration.

# Estimates

* Estimates **SHALL** contain all the Inputs, like:
  + Hw Facts:
    - Board availabilty
    - Plant availability
    - PC availability
    - Osciloscope
    - Signal generator
    - Multimeter
    - Power supply
  + Activities Facts
    - Human resources
      * Product owner should be the tutor
      * Master scrum and developer (better called as leader)
      * Number of Developers: 3
  + SW Facts
    - Operative system form Renesas works.
  + Hw Assumptions:
    - Hardware damaged.
    - Laboratory time availability.
  + Activtities Assumptions
    - Team time availability.
    - Hardware in good conditions.
  + SW Assumptions
    - Code in C programming language, SW IDE or Hw platform unkown.
    - SW Module unknown.
* It **SHALL** be defined all risks, remember that this is an input for the FMEA:
  + UTEQ holidays.
  + Team is not complete due other projects or trips.
  + New hardware and microcontroller
  + Error in the OS Configuration.
  + Error hardware connection.
* It **SHALL** have a breakdown of all task and activities that are needed and analyzed their dependency between them, some good examples to estimate are:
  + **Activities etimated**
    - **Create and update documents** (design planning verification and so on). Consider the time to create and update documents (SDP, schedule, control code, meetings and peer reviews).
    - **Create, update and execute Verification** **Plan** (white and black test, cyclomatic complexity index calculation, Integration testing, throughput, RAM and FLASH measurement, C99, C11 or other standard evaluation).
  + **SW modules estimated**
    - **Software** **Modules** (RAM, ROM and throughput). Time estimated for each Modules development, it means, they need to reflect the time for every task needed to implement each module like: (UART, I2C or SPI, ADC, PWM, HMI, PID Algorithm implementation, Operative system implementation, etc).
  + **Hw Modules estimated**
    - **Hardware modules** (devices like pc, debugger, board, plant, etc).

# Planning

**Rolles and Responsibilities:**

* Product Owner: Luis Humberto Uriostegui
* Shall be able to know about the product.
* Shall be able to attend the needs about the project.
* Shall be able to make know the requirements to Scrum Master.
* Shall be able to remanage the project if is necessary.
* Scrum master: Ramírez Altamirano Irvin.
* Shall be able to manage his team.
* Shall be able to have a good communication with his team.
* Shall be able to make know to his team the requirements by product owner.
* Shall be honest with himself and his team to target the correct times to develop the project.
* Quality assurance: Nepomuceno Herrera Juan Luis.
* Shall be able to know the goals of Project.
* Shall design test to assurance to correct performance of the product.
* Shall be able to assurance the quality of product.
* Shall be able to make know to the team about issues resulting of test.
* Developers: Nepomuceno Herrera Juan Luis, Ramírez Altamirano Irvin and Tapia Guzmán Francisco Javier.
* Shall develop the code for correct functionality of project.
* Shall be able to do the tickets in the time sprint.
* Shall be able to do know about his issues from project in the scrum daily.
* Shall be able to report his result of every sprint.

**Times Estimated for task in the project**

**Epics:**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Epic | Ticket | Developer | Definition of Done | FW |
| Power  Module | ADC Initialization | Ramírez Irvin | Configuration of ADC | 37 |
| PWM Initialization | Nepomuceno Juan | Add the PWM configuration to generate a signal with a frequency of 1 kHz | 37 |
| Power Module Integration | Nepomuceno Juan | Modify the PWM module to control the  duty cycle with a potentiometer through the ADC module | 38 |
| Interruption Initialization | Tapia Francisco | With a push button (integrated in the board) simulate a hall sensor and turn on a LED each 5 interruptions. | 38 |
| Refactor of Power Module | Ramírez Irvin | Refactor of PWM and ADC submodule. | 40 |
| PWM Invertir Logic | Nepomuceno Juan | Add a formula to invert the logic of the percentage variable. | 40 |
| Input Capture Initialization | Tapia Francisco | Initialize the input capture module in period measurement mode. | 41 |
| PID  Control | PID Algorithm  implementation | Ramírez Irvin | Implemetation of a digital PID algorithm | 41 |
| ADC Data and RPM Average | Nepomuceno Juan | Take three samples of ADC data with a  sampling time of 100 ms and average the values. Take two samples of speed data with a  sampling time of 100 ms and average the values. | 43 |
| User  Interface | Display Implementation  with GUIX Studio | Ramírez Irvin | Display the next values on the screen:  duty cycle, measured speed and set point. | 43 |
| Modules  Integration | Threads Implementation | Tapia Francisco | Add a thread for ADC, Input Capture, PID and PWM. | 43 |
| System Integration  Without UI - Realese 1.0 | Ramírez Irvin | Integrate all the modules developed until now. | 43 |
| System Integration With  UI - Realese 1.1 | Ramírez Irvin | Integrate all the modules developed  until now. | 43 |

All task above are described in the tickets of github´s repository.


Documentation\2) Planning\7. Planning\_20190405.xlsx

# Solving Problem Strategy

Documentation\2) Planning\8. DFMEA\_20190405.xlsx

# Design

**Flow Diagram**



<PROJECT\_PATH>\3) Design\9. SoftwareDesignDocument\_20190405.docx

## Standards

In case C89-C90, C11 or other standard be used, it SHALL be specified in this section and additionally add the link to the standard used.

Additionally, the tool used to evaluate the standard SHALL be defined here if apply.

This section MUST be contained in this document or in a different document linked to this section, the new document SHALL be contained at:

<PROJECT\_PATH>\3) Design\ 9.1. SoftwareStandards\_20190405.docx

## Naming conventions

<PROJECT\_PATH>\3) Design\9.2. NamingConventions\_20190405.docx

# Testing

## Verification strategy (black box test)

This section SHALL be contained at:

<PROJECT\_PATH>\4) Verification\10.1. BlackboxTest\_baseline.docx

…and its results SHALL be located with the date as suffix, as following is indicated:

<PROJECT\_PATH>\4) Verification\Results\10.1. BlackboxTest\_20190405.docx

Every time a module or feature is implemented, it SHALL contain their tests section and SHALL be contained with the reference to the requirement number in order to have traceability.

## White box strategy

It SHALL define the software which is going to be used, for instance: gtest, junit, sunit, etc.

A document baseline SHALL be created as a reference for all the project implementation. This document SHALL be located at:

<PROJECT\_PATH>\4) Verification\10.2. WhiteboxTest\_baseline.docx

…and its result SHALL be located at:

<PROJECT\_PATH>\4) Verification\Results\10.2. WhiteboxTest\_20190405.docx

Every time a module or feature is implemented, every test case SHALL contain a reference to the requirement number in order to have traceability.

## Cyclomatic Complexity Redundance index

<This section is optional>

This section MUST be contained in this document or in a different document linked to this section, the new document SHALL be contained at:

<PROJECT\_PATH>\4) Verification\ 10.3. CCRI\_20190405.docx

…in case this section is implemented, then its result SHALL be located at:

<PROJECT\_PATH>\4) Verification\Results\10.3. CCRI\_20190405.docx

# Release

Date/Hw version/Sw version

20190405/001/ 001

## Software Development Folder

The path for software development folder shall be defined in this section and be contained and controlled at GITHUB previous to the final release.

## Integration Tests Strategy

IT **SHALL** be defined a document baseline as a reference for all the project implementation. This document **SHALL** be located at:

<PROJECT\_PATH>\4) Verification\11.1. IntegrationTesting\_baseline.docx

…and its RESULT SHALL be located at:

<PROJECT\_PATH>\4) Verification\Results\11.1. IntegrationTesting\_20190405.docx

## Validation Testing / Functional Testing

IT **SHALL** be defined a document baseline as a reference for all the project implementation. This document **SHALL** be located at:

<PROJECT\_PATH>\4) Verification\11.2. ValidationTesting\_baseline.docx

…and its RESULT SHALL be located at:

<PROJECT\_PATH>\4) Verification\Results\11.2. ValidationTesting\_20190405.docx

## Throughput and Flash and RAM measurement

<PROJECT\_PATH>\4) Verification\ 11.3. ThroughputRAMFlash\_procedure

# Results

<PROJECT\_PATH>\5) Results

# Lessons Learned

All comments, feedback or others SHALL be documented in this section.